Systemverilog Packed Array Verilog Define Statement