Systemverilog Packed Array Verilog Define Macro