Systemverilog Packed Array Verilog Define Example Of Metaphor