Systemverilog Packed Array Verilog Define Example