Systemverilog Packed Array Verilog Code Tutorial