Systemverilog Packed Array Verilog Case