Systemverilog Packed Array Verilog