Systemverilog Packed Array Initialization In Vhdl