Systemverilog Packed Array Concatenation Vhdl Vs Verilog