Systemverilog Packed Array Concatenation Vhdl Tutorial