Systemverilog Packed Array Concatenation Vhdl