Systemverilog Input Logic Model