Systemverilog Function Input Output Diagram