Systemverilog Function Input And Output Rules And Regulations