Systemverilog Function Input And Output Example