Systemverilog Case Statement Range