Systemverilog Case