Systemverilog Bit