Systemverilog Assertions Examples