Systemverilog Array Sum Constraint Satisfaction