Systemverilog Array Sum Constraint Layout