Systemverilog Array Sum Constraint Induced