Systemverilog Array Sum Constraint Definition