Systemverilog Array Port