Systemverilog Array Constraint