Systemverilog Array Assignment Pattern