Systemverilog 2d Array Assignment