System Verilog Unpacked Array Assignments