System Verilog Unpacked Array Assignment In Python What Is Def