System Verilog Unpacked Array Assignment In Python