System Verilog Unpacked Array Assignment In Java