System Verilog Unpacked Array Assignment In C