System Verilog Unpacked Array Assignment