System Verilog Unpacked Array