System Verilog Unique Case