System Verilog Trigger Variable Changes