System Verilog Task Input Mapper