System Verilog Task Input In Python