System Verilog Task Input Definition