System Verilog Task Input Default Value Definition