System Verilog Size Of Array Python