System Verilog Size Of Array Numpy Cheat