System Verilog Size Of Array In Vector