System Verilog Size Of Array In Python