System Verilog Size Of Array In Python For Loop