System Verilog Size Of Array In Python Documentation Library