System Verilog Size Of Array In Cpp