System Verilog Size Of Array Cpp