System Verilog Rtl Coding For Elementary