System Verilog Queue Initialization